

## P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY			
V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A) <sup>e</sup>	Q <sub>g</sub> (Typ.)
- 20	0.032 at V <sub>GS</sub> = - 4.5 V	- 16	14.5 nC
	0.046 at V <sub>GS</sub> = - 2.5 V	- 14.3	
	0.065 at V <sub>GS</sub> = - 2.0 V	- 12	
	0.120 at V <sub>GS</sub> = - 1.8 V	- 2.5	

### FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET<sup>®</sup> Power MOSFET
- Ultra-small 1.5 mm x 1 mm Maximum Outline
- Ultra-thin 0.59 Maximum Height
- Compliant to RoHS Directive 2002/95/EC




**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**


### APPLICATIONS

- Low On-Resistance Load Switch, Charger Switch and Battery Switch for Portable Devices
- Low Power Consumption
- Increased Battery Life

### MICRO FOOT



Device Marking: 8499  
xxx = Date/Lot Traceability Code



P-Channel MOSFET

Ordering Information: Si8499DB-T2-E1 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS T <sub>A</sub> = 25 °C, unless otherwise noted			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	- 20	V
Gate-Source Voltage	V <sub>GS</sub>	± 12	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	I <sub>D</sub>	T <sub>C</sub> = 25 °C	- 16
		T <sub>C</sub> = 70 °C	- 13.7
		T <sub>A</sub> = 25 °C	- 7.8 <sup>a, b</sup>
		T <sub>A</sub> = 70 °C	- 6.3 <sup>a, b</sup>
Pulsed Drain Current	I <sub>DM</sub>	- 20	A
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	
		T <sub>A</sub> = 25 °C	- 2.3 <sup>a, b</sup>
Maximum Power Dissipation	P <sub>D</sub>	T <sub>C</sub> = 25 °C	13
		T <sub>C</sub> = 70 °C	8.4
		T <sub>A</sub> = 25 °C	2.77 <sup>a, b</sup>
		T <sub>A</sub> = 70 °C	1.77 <sup>a, b</sup>
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Package Reflow Conditions <sup>c</sup>	IR/Convection	260	

Notes:

- Surface Mounted on 1" x 1" FR4 board.
- t = 10 s.
- Refer to IPC/JEDEC (J-STD-020C), no manual or hand soldering.
- Case is defined as the top surface of the package.
- Based on T<sub>C</sub> = 25 °C.

**THERMAL RESISTANCE RATINGS**

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a, b</sup>	$R_{thJA}$	37	45	°C/W
Maximum Junction-to-Case (Drain)	Steady State $R_{thJC}$	7	9.5	

Notes:

a. Surface Mounted on 1" x 1" FR4 board.

b. Maximum under Steady State conditions is 85 °C/W.

c. Case is defined as top surface of the package.

**SPECIFICATIONS**  $T_J = 25\text{ °C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	-20			V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = -250\text{ }\mu\text{A}$		-20		mV/°C
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$		2.2			
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	-0.5		-1.3	V
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 12\text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -20\text{ V}, V_{GS} = 0\text{ V}$			-1	$\mu\text{A}$
		$V_{DS} = -20\text{ V}, V_{GS} = 0\text{ V}, T_J = 70\text{ °C}$			-10	
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} \leq -5\text{ V}, V_{GS} = -4.5\text{ V}$	-5			A
Drain-Source On-State Resistance <sup>a</sup>	$R_{DS(on)}$	$V_{GS} = -4.5\text{ V}, I_D = -1.5\text{ A}$		0.026	0.032	$\Omega$
		$V_{GS} = -2.5\text{ V}, I_D = -1.5\text{ A}$		0.036	0.046	
		$V_{GS} = -2.0\text{ V}, I_D = -1\text{ A}$		0.048	0.065	
		$V_{GS} = -1.8\text{ V}, I_D = -0.5\text{ A}$		0.060	0.120	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = -10\text{ V}, I_D = -1.5\text{ A}$		10		S
<b>Dynamic<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		1300		$\mu\text{F}$
Output Capacitance	$C_{oss}$		250			
Reverse Transfer Capacitance	$C_{rss}$		200			
Total Gate Charge	$Q_g$	$V_{DS} = -10\text{ V}, V_{GS} = -5\text{ V}, I_D = -1.5\text{ A}$		20	30	nC
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -10\text{ V}, V_{GS} = -4.5\text{ V}, I_D = -1.5\text{ A}$		14.5	22	
Gate-Drain Charge	$Q_{gd}$			2.0		
Gate Resistance	$R_g$	$V_{GS} = -0.1\text{ V}, f = 1\text{ MHz}$		7		$\Omega$
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10\text{ V}, R_L = 6.7\text{ }\Omega$ $I_D \cong -1.5\text{ A}, V_{GEN} = -4.5\text{ V}, R_g = 1\text{ }\Omega$		20	40	ns
Rise Time	$t_r$			25	50	
Turn-Off Delay Time	$t_{d(off)}$			50	100	
Fall Time	$t_f$			30	60	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10\text{ V}, R_L = 6.7\text{ }\Omega$ $I_D \cong -1.5\text{ A}, V_{GEN} = -10\text{ V}, R_g = 1\text{ }\Omega$		7	15	
Rise Time	$t_r$			10	20	
Turn-Off Delay Time	$t_{d(off)}$			55	110	
Fall Time	$t_f$			30	60	




<b>SPECIFICATIONS</b> $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25\text{ }^\circ\text{C}$			- 10.8	A
Pulse Diode Forward Current	$I_{SM}$				- 20	
Body Diode Voltage	$V_{SD}$	$I_S = -1.5\text{ A}, V_{GS} = 0\text{ V}$		- 0.8	- 1.2	V
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = -1.5\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}, T_J = 25\text{ }^\circ\text{C}$		40	80	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$			22	45	nC
Reverse Recovery Fall Time	$t_a$			15		ns
Reverse Recovery Rise Time	$t_b$			25		

Notes:


- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current and Gate Voltage**



**Capacitance**








**Gate Charge**





**On-Resistance vs. Junction Temperature**

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified  
**Safe Operating Area, Junction-to-Ambient**

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




**Normalized Thermal Transient Impedance, Junction-to-Ambient**



**Normalized Thermal Transient Impedance, Junction-to-Case**

## PACKAGE OUTLINE

### MICRO FOOT: 6-BUMP (2 x 3, 0.5 mm PITCH)



#### Notes (Unless Otherwise Specified):

- All dimensions are in millimeters.
- Six (6) solder bumps are lead (Pb)-free 95.5Sn, 3.8Ag, 0.7Cu with diameter  $\varnothing$  0.30 to 0.32 mm.
- Backside surface is coated with a Ti/Ni/Ag layer.
- Non-solder mask defined copper landing pad.
- is location of Pin 1.

Dim.	Millimeters <sup>a</sup>			Inches		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	0.510	0.575	0.590	0.0201	0.0224	0.0232
A <sub>1</sub>	0.220	0.250	0.280	0.0087	0.0098	0.0110
A <sub>2</sub>	0.290	0.300	0.310	0.0114	0.0118	0.0122
b	0.300	0.310	0.320	0.0118	0.0122	0.0126
e	0.500			0.0197		
s	0.230	0.250	0.270	0.0090	0.0098	0.0106
D	0.920	0.960	1.000	0.0362	0.0378	0.0394
E	1.420	1.460	1.500	0.0559	0.0575	0.0591

#### Notes:

- Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppq?65906](http://www.vishay.com/ppq?65906).





## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.